

# **Dual Channel, 30V/10A Isolated Gate Driver**

#### **GENERAL DESCRIPTION**

The SiLM8263/64/65 isolated driver family is an isolated dual channel gate driver with different configurations. The SiLM8263/64 are configured as high-side/low-side drivers, while the SiLM8265 are configured as dual drivers. It can provide 10A source and 10A sink peak output current. Programmable dead time (DT) feature is available in SiLM8263/64. Pulling high the DIS pin shuts down both outputs simultaneously, and allows for normal operation when the DIS pin is open or pulled low. As a fail-safe measure, primary-side logic failures force both outputs low.

The VDDA and VDDB supply voltage are up to 30 V. A wide input VDDI range from 3 V to 18 V makes the driver suitable for interfacing with both analog and digital controllers. All the supply voltage pins have under voltage lock-out (UVLO) protection.

The SiLM8263/64/65 has 2.5000V<sub>RMS</sub> isolation with LGA5X5-13 package per UL1577.

High CMTI, low propagation delay, small size and flexible configuration make the SiLM8263/64/65 family is suitable for a wide range of isolated MOSFET/IGBT and SiC or GaN FET gate drive applications.

#### **FEATURE**

- 10A peak source current
- 10A peak sink current
- 80ns (Typ.) propagation delay
- 150kV/us (Min.) common mode transient immunity (CMTI)
- Wide input voltage: 3V to 18V
- Up to 30V driver output voltage
- 5V reverse polarity voltage handling capability on input stage
- Operating temperature: –40°C to +125°C
- Safety certifications (Pending):
  - 2.5kVRMs isolation for 1 minute per UL 1577
  - CQC certification per GB4943.1-2022
  - DIN VDE 0884-17: 2021-10

#### **APPLICATION**

- AC/DC or DC/DC power supplies in server, telecom and industry
- DC/AC solar inverters
- EV battery charging

#### **APPLICATION CIRCUIT**




Figure 1. SiLM8263 Application Circuit






Figure 2. SiLM8264 Application Circuit




Figure 3. SiLM8265 Application Circuit





# **Table of Contents**

| General Description                           | 1  |
|---|----|
| Feature                                       | 1  |
| Application                                   | 1  |
| Application Circuit                           | 1  |
| PIN Configuration                             | 4  |
| PIN Description                               | 5  |
| Functional Block Diagram                      | 7  |
| Ordering Information                          | 8  |
| Family Overview                               | 9  |
| Absolute Maximum Ratings <sup>1</sup>         | 10 |
| Recommended Operation Conditions <sup>1</sup> | 10 |
| ESD Ratings                                   | 10 |
| Thermal Information                           | 10 |
| Package Specifications                        | 11 |
| Insulation Specifications                     | 11 |
| Safety Related Certifications                 | 12 |
| Safety Limiting Values                        | 12 |
| Electrical Characteristics (DC)               | 13 |
| Switching Characteristics (AC)                | 14 |
| Parameter Measurement Information             | 15 |
| Propagation Delay and Pulse Width Distortion  | 15 |
| Rise and Fall Time Testing                    | 15 |
| CMTI Testing                                  | 15 |
| Feature Description                           | 16 |
| Under Voltage Lockout                         | 16 |
| Disable Input Function                        | 16 |
| Control Input and Output Logic                | 16 |
| Dead-time Program                             | 17 |
| Application Information                       | 19 |
| Package Case Outlines                         | 20 |
| Revision History                              | 21 |



# **PIN CONFIGURATION**

| Part<br>Number | Pin Configuration (Top View) |       |      |  |
|----------------|------------------------------|-------|------|--|
|                | GNDI                         | [1]   | VDDA |  |
|                | VIA                          | 2 12  | VOA  |  |
|                | VIB                          | 3 11  | GNDA |  |
| SiLM8263       | VDDI                         | 4     |      |  |
|                | DIS                          | 5 10  | VDDB |  |
|                | DT                           | 6 9   | VOB  |  |
|                | VDDI                         | 7     | GNDB |  |
|                |                              |       |      |  |
|                | GNDI                         | 1 13  | VDDA |  |
|                | PWM                          | [2]   | VOA  |  |
|                | NC                           | [ 3 ] | GNDA |  |
| SiLM8264       | VDDI                         | 4     |      |  |
|                | DIS                          | 5 10  | VDDB |  |
|                | DT                           | 6     | VOB  |  |
|                | VDDI                         | 7     | GNDB |  |
|                |                              |       |      |  |
|                | GNDI                         | [1]   | VDDA |  |
|                | VIA                          | [12]  | VOA  |  |
|                | VIB                          | 3 11  | GNDA |  |
| SiLM8265       | VDDI                         | 4     |      |  |
|                | DIS                          | 5 10  | VDDB |  |
|                | NC                           | 9     | VOB  |  |
|                | VDDI                         | 7     | GNDB |  |
|                |                              |       |      |  |



## **PIN DESCRIPTION**

### Table 1. SiLM8263 Pin Description

| No. | Pin  | Description   |
|-----|------|---|
| 1   | GNDI | Input power ground.   |
| 2   | VIA  | Input of driver A. The output of driver A is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity.                  |
| 3   | VIB  | Input of driver B. The output of driver B is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity.                  |
| 4   | VDDI | Input power supply. A local low ESR and ESL capacitor should be connected between VDDI and GNDI.  |
| 5   | DIS  | Device disable input. When DIS pin is high, both driver is disabled and driver output is low. When DIS pin is low, it allows the device to perform in normal operation.   |
| 6   | DT   | Dead time programming input. Connect a resistor between DT and GNDI to program the dead time. A bypassing capacitor, 2.2nF or greater, is recommended to be put between DT and GNDI to achieve better noise immunity. |
| 7   | VDDI | Input power supply. This pin is internally connected to pin4.   |
| 8   | GNDB | Power ground of driver B.   |
| 9   | VOB  | Output of driver B.   |
| 10  | VDDB | Power supply of driver B. A local low ESR and ESL capacitor should be connected between VDDB and GNDB.  |
| 11  | GNDA | Power ground of driver A.   |
| 12  | VOA  | Output of driver A.   |
| 13  | VDDA | Power supply of driver A. A local low ESR and ESL capacitor should be connected between VDDA and GNDA.  |

## Table 2. SiLM8264 Pin Description

| No. | Pin  | Description   |
|-----|------|---|
| 1   | GNDI | Input power ground.   |
| 2   | PWM  | PWM input. The output of driver A is in phase with PWM input and the output of driver B is out of phase with PWM input.   |
| 3   | NC   | No connection   |
| 4   | VDDI | Input power supply. A local low ESR and ESL capacitor should be connected between VDDI and GNDI.  |
| 5   | DIS  | Device disable input. When DIS pin is high, both driver is disabled and driver output is low. When DIS pin is low, it allows the device to perform in normal operation.   |
| 6   | DT   | Dead time programming input. Connect a resistor between DT and GNDI to program the dead time. A bypassing capacitor, 2.2nF or greater, is recommended to be put between DT and GNDI to achieve better noise immunity. |
| 7   | VDDI | Input power supply. This pin is internally connected to pin4.   |
| 8   | GNDB | Power ground of driver B.   |



| No. | Pin  | Description  |
|-----|------|--|
| 9   | VOB  | Output of driver B.  |
| 10  | VDDB | Power supply of driver B. A local low ESR and ESL capacitor should be connected between VDDB and GNDB. |
| 11  | GNDA | Power ground of driver A.  |
| 12  | VOA  | Output of driver A.  |
| 13  | VDDA | Power supply of driver A. A local low ESR and ESL capacitor should be connected between VDDA and GNDA. |

## Table 3. SiLM8265 Pin Description

| No. | Pin  | Description  |
|-----|------|--|
| 1   | GNDI | Input power ground.  |
| 2   | VIA  | Input of driver A. The output of driver A is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity. |
| 3   | VIB  | Input of driver B. The output of driver B is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity. |
| 4   | VDDI | Input power supply. A local low ESR and ESL capacitor should be connected between VDDI and GNDI.   |
| 5   | DIS  | Device disable input. When DIS pin is high, both driver is disabled and driver output is low. When DIS pin is low, it allows the device to perform in normal operation.                              |
| 6   | NC   | No connection  |
| 7   | VDDI | Input power supply. This pin is internally connected to pin4.  |
| 8   | GNDB | Power ground of driver B.  |
| 9   | VOB  | Output of driver B.  |
| 10  | VDDB | Power supply of driver B. A local low ESR and ESL capacitor should be connected between VDDB and GNDB.   |
| 11  | GNDA | Power ground of driver A.  |
| 12  | VOA  | Output of driver A.  |
| 13  | VDDA | Power supply of driver A. A local low ESR and ESL capacitor should be connected between VDDA and GNDA.   |



## **FUNCTIONAL BLOCK DIAGRAM**




Figure 4. SiLM8263 Functional Block Diagram




Figure 5. SiLM8264 Functional Block Diagram




Figure 6. SiLM8265 Functional Block Diagram



# **ORDERING INFORMATION**

| Order Part No.  | Package            | QTY       |
|-----------------|--------------------|-----------|
| SiLM8263GAHB-DG | LGA5X5-13, Pb-Free | 5000/Reel |
| SiLM8263AAHB-DG | LGA5X5-13, Pb-Free | 5000/Reel |
| SiLM8263BAHB-DG | LGA5X5-13, Pb-Free | 5000/Reel |
| SiLM8263DAHB-DG | LGA5X5-13, Pb-Free | 5000/Reel |
| SiLM8264GAHB-DG | LGA5X5-13, Pb-Free | 5000/Reel |
| SiLM8264AAHB-DG | LGA5X5-13, Pb-Free | 5000/Reel |
| SiLM8264BAHB-DG | LGA5X5-13, Pb-Free | 5000/Reel |
| SiLM8264DAHB-DG | LGA5X5-13, Pb-Free | 5000/Reel |
| SiLM8265GAHB-DG | LGA5X5-13, Pb-Free | 5000/Reel |
| SiLM8265AAHB-DG | LGA5X5-13, Pb-Free | 5000/Reel |
| SiLM8265BAHB-DG | LGA5X5-13, Pb-Free | 5000/Reel |
| SiLM8265DAHB-DG | LGA5X5-13, Pb-Free | 5000/Reel |



# **FAMILY OVERVIEW**

| Part Number | Input<br>Configuration | Output<br>Configuration | Programmable<br>Dead Time | Overlap<br>Protection | Isolation<br>Rating   | UVLO        |
|-------------|------------------------|-------------------------|---------------------------|-----------------------|-----------------------|-------------|
| SiLM8263GA  | VIA,VIB                | HS/LS                   | Yes                       | Yes                   | 2.5 kV <sub>RMS</sub> | 3.5V/3V     |
| SiLM8263AA  | VIA,VIB                | HS/LS                   | Yes                       | Yes                   | 2.5 kV <sub>RMS</sub> | 5.5V/5V     |
| SiLM8263BA  | VIA,VIB                | HS/LS                   | Yes                       | Yes                   | 2.5 kV <sub>RMS</sub> | 8.5V/7.5V   |
| SiLM8263DA  | VIA,VIB                | HS/LS                   | Yes                       | Yes                   | 2.5 kV <sub>RMS</sub> | 12.5V/11.5V |
| SiLM8264GA  | PWM                    | HS/LS                   | Yes                       | Yes                   | 2.5 kV <sub>RMS</sub> | 3.5V/3V     |
| SiLM8264AA  | PWM                    | HS/LS                   | Yes                       | Yes                   | 2.5 kV <sub>RMS</sub> | 5.5V/5V     |
| SiLM8264BA  | PWM                    | HS/LS                   | Yes                       | Yes                   | 2.5 kV <sub>RMS</sub> | 8.5V/7.5V   |
| SiLM8264DA  | PWM                    | HS/LS                   | Yes                       | Yes                   | 2.5 kV <sub>RMS</sub> | 12.5V/11.5V |
| SiLM8265GA  | VIA,VIB                | Dual Driver             | No                        | No                    | 2.5 kV <sub>RMS</sub> | 3.5V/3V     |
| SiLM8265AA  | VIA,VIB                | Dual Driver             | No                        | No                    | 2.5 kV <sub>RMS</sub> | 5.5V/5V     |
| SiLM8265BA  | VIA,VIB                | Dual Driver             | No                        | No                    | 2.5 kV <sub>RMS</sub> | 8.5V/7.5V   |
| SiLM8265DA  | VIA,VIB                | Dual Driver             | No                        | No                    | 2.5 kV <sub>RMS</sub> | 12.5V/11.5V |



# **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

| Symbol                          | Definition                               | Min  | Max                   | Unit |
|---------------------------------|--|------|-----------------------|------|
| $V_{DDI}$                       | Input Power Supply Voltage               | -0.3 | 20                    | V    |
| VIA, VIB, VDIS, VPWM            | Input Signal Voltage                     | -7   | 20                    | V    |
| $V_{\text{DDA}},V_{\text{DDB}}$ | Driver Power Supply                      | -0.3 | 35                    | V    |
| Vouta                           | Driver Output Voltage                    | -0.3 | V <sub>DDA</sub> +0.3 | V    |
| V <sub>OUTB</sub>               | Driver Output voitage                    | -0.3 | V <sub>DDB</sub> +0.3 | V    |
| V <sub>ch2ch</sub>              | Channel to Channel Voltage, GNDA to GNDB |      | 700                   | V    |
| TJ                              | Junction Temperature                     | -40  | 150                   | °C   |
| Ts                              | Storage Temperature                      | -55  | 150                   | °C   |

# RECOMMENDED OPERATION CONDITIONS<sup>1</sup>

| Symbol                              | Definition                         | Min  | Max | Unit |
|-------------------------------------|------------------------------------|------|-----|------|
| V <sub>DDI</sub>                    | Input Power Supply Voltage         | 3    | 18  | V    |
| VIA, VIB, VDIS, VPWM                | Input Signal Voltage               | -5   | 18  | V    |
| V <sub>DDA</sub> , V <sub>DDB</sub> | Driver Power Supply for 3.5V UVLO  | 4    | 30  | V    |
| V <sub>DDA</sub> , V <sub>DDB</sub> | Driver Power Supply for 5.5V UVLO  | 6    | 30  | V    |
| V <sub>DDA</sub> , V <sub>DDB</sub> | Driver Power Supply for 8.5V UVLO  | 9.1  | 30  | V    |
| V <sub>DDA</sub> , V <sub>DDB</sub> | Driver Power Supply for 12.5V UVLO | 13.5 | 30  | V    |
| R <sub>DT</sub>                     | Resistance range on DT             | 5    | 220 | kΩ   |
| Срт                                 | Capacitance of C <sub>DT</sub>     |      | 10  | nF   |
| TJ                                  | Junction Temperature               | -40  | 150 | °C   |
| TA                                  | Ambient Temperature                | -40  | 125 | °C   |

## **ESD RATINGS**

| Symbol           | Definition | Value | Units |
|------------------|------------|-------|-------|
| V <sub>ESD</sub> |            | ±4000 | V     |
| • 230            | CDM        | ±2000 | •     |

### THERMAL INFORMATION

| Symbol                 | Definition                                | Value | Unit |
|------------------------|---|-------|------|
| $R_{	heta JA}$         | Junction to ambient thermal resistance    | 130   | °C/W |
| R <sub>Ө</sub> ЈС(ТОР) | Junction to case (top) thermal resistance | 42    | °C/W |

Note 1:  $V_{DDI}$ ,  $V_{IA}$ ,  $V_{IB}$ ,  $V_{DIS}$ ,  $V_{PWM}$  are reference to GNDI;  $V_{DDA}$ ,  $V_{OUTA}$  are referenced to GNDA;  $V_{DDB}$ ,  $V_{OUTB}$  are referenced to GNDB;



# **PACKAGE SPECIFICATIONS**

| Symbol          | Definition                              | Min. | Тур.             | Max. | Units |
|-----------------|---|------|------------------|------|-------|
| Rio             | Resistance (Input Side to Output Side)  |      | 10 <sup>12</sup> |      | Ω     |
| C <sub>IO</sub> | Capacitance (Input Side to Output Side) |      | 1.8              |      | pF    |

## **INSULATION SPECIFICATIONS**

| Symbol                | Definition  | Test Condition  | Value     | Units            |
|-----------------------|---|---|-----------|------------------|
| CLR                   | External clearance                                  | Shortest terminal to terminal distance through air  | >3.5      | mm               |
| CPG                   | External creepage                                   | Shortest terminal to terminal distance across the package surface   | >3.5      | mm               |
| DTI                   | Distance through the insulation                     | Minimum internal gap  | >16       | um               |
| СТІ                   | Comparative tracking index                          | DIN EN 60112 (VDE 0303-11), IEC 60112   | >600      | V                |
|                       | Material Group                                      |   | 1         |                  |
|                       | Overvoltege estagen                                 | Rated mains voltages ≤150Vrms   | I-III     |                  |
|                       | Overvoltage category  Rated mains voltages ≤300Vrms |   | I-II      |                  |
| DIN V VD              | E 0884-11 <sup>(1)</sup>                            |   |           |                  |
| V <sub>IORM</sub>     | Maximum repetitive peak isolation voltage           |   | 792       | V <sub>PK</sub>  |
| Viowm                 | Maximum isolation                                   | AC voltage (Sine wave)  | 560       | V <sub>RMS</sub> |
| VIOWM                 | working voltage                                     | DC voltage  | 792       | V <sub>DC</sub>  |
| V <sub>IOTM</sub>     | Maximum transient isolation voltage                 | 60s   | 3535      | $V_{PK}$         |
| V <sub>IOSM</sub>     | Maximum surge isolation voltage                     | Test method per IEC62368-1,<br>1.2/50us waveform, V <sub>TEST</sub> =1.3 x<br>V <sub>IOSM</sub>                                       | 3500      | $V_{PK}$         |
| $q_{pd}$              | Apparent charge                                     | Method b2: V <sub>pd(m)</sub> =1.5 x V <sub>IORM</sub> , t <sub>m</sub> =1 s  | ≤5        | рC               |
|                       | Climatic Category                                   |   | 40/125/21 |                  |
|                       | Pollution Degree                                    |   | 2         |                  |
| UL1577 <sup>(1)</sup> |   |   |           | ·                |
| Viso                  | Withstand Isolation<br>Voltage                      | V <sub>TEST</sub> =V <sub>ISO</sub> , t=60s (qualification),<br>V <sub>TEST</sub> =1.2 x V <sub>ISO</sub> , t=1s (100%<br>production) | 2500      | VRMS             |

Note 1: Certification pending



## SAFETY RELATED CERTIFICATIONS

| VDE                      | UL                                       | CQC   |
|--------------------------|--|---|
| DIN VDE 0884-17: 2021-10 | UL 1577 component recognition            | Certified according to                                  |
|                          | program                                  | GB4943.1-2022   |
| Basic Insulation         | Single protection, 2500 V <sub>RMS</sub> | Basic insulation,<br>Altitude ≤ 5000m, Tropical climate |
| Certification Pending    | Certification Pending                    | Certification Pending                                   |

## SAFETY LIMITING VALUES

| Symbol | Parameter                  | Condition   | Side                     | Value | Unit |
|--------|----------------------------|---|--------------------------|-------|------|
| Is     | Safety output current      | V <sub>DDA</sub> =V <sub>DDB</sub> =16V,<br>R <sub>0JA</sub> =130°C/W, T <sub>J</sub> =150°C,<br>T <sub>A</sub> =25°C | Driver A and<br>Driver B | 58    | mA   |
|        |                            | ., ., .,  | Input                    | 32    |      |
| Ps     | Safety input, output,      | V <sub>DDA</sub> =V <sub>DDB</sub> =16V,<br>R <sub>θJA</sub> =130°C/W, T <sub>J</sub> =150°C,                         | Driver A                 | 464   | mW   |
|        | or total power             | T <sub>A</sub> =25°C  | Driver B                 | 464   |      |
|        |                            |   | Total                    | 960   |      |
| Ts     | Maximum safety temperature |   |                          | 150   | °C   |




Figure 7. Thermal Derating Curve for Limiting Current per VDE (Current in VDDA and VDDB)




Figure 8. Thermal Derating Curve for Limiting Power per VDE



# **ELECTRICAL CHARACTERISTICS (DC)**

 $V_{DDI}=5~V,~0.1\mu F~capacitor~from~VDDI~to~GNDI,~V_{DDA}=V_{DDB}=15V,~1\mu F~capacitor~from~VDDA~and~VDDB~to~GNDA~and~GNDB,~T_{A}=-40^{\circ}C~to~+125^{\circ}C,~unless~otherwise~specified.$ 

| Symbol                         | Parameter   | Condition   | Min  | Тур  | Max  | Unit |
|--------------------------------|---|---|------|------|------|------|
| Input Power Su                 | pply  | <u> </u>  |      |      |      |      |
| V <sub>DDI</sub>               | Input Supply Voltage  |   | 3    |      | 18   | V    |
| Vuvlo_vddi_r                   | VDDI UVLO Rising  |   | 2.5  | 2.7  | 2.9  | V    |
| Vuvlo_vddi_f                   | VDDI UVLO Falling   |   | 2.3  | 2.5  | 2.7  | V    |
| Vuvlo_HYS                      | VDDI UVLO Hysteresis  |   |      | 0.2  |      | V    |
|                                | Quiescent Current   | $V_{IA} = 0V$ , $V_{IB} = 0V$   | 1.4  | 2    | 2.6  | mA   |
| I <sub>VDDI</sub>              | Operation Current   | f <sub>sw</sub> = 50kHz, (50% Duty<br>Cycle), both channel                            | 2.17 | 3.1  | 4.03 | mA   |
| Logic Interface                | 1   |   |      | I    |      |      |
| V <sub>IH</sub>                | High Level Input Threshold<br>Voltage at VIA, VIB, DIS and<br>PWM |   |      | 1.7  | 2.1  | V    |
| $V_{IL}$                       | Low Level Input Threshold<br>Voltage at VIA, VIB, DIS and<br>PWM  |   | 0.8  | 1.1  |      | V    |
| V <sub>IHYS</sub>              | Hysteresis Voltage at VIA, VIB and DIS                            |   |      | 0.6  |      | V    |
| R <sub>PD</sub>                | Pull down Resistance on VIA,VIB,DIS and PWM                       |   | 100  | 180  | 280  | kΩ   |
| Driver Power S                 | upply   |   |      |      |      |      |
|                                |   | 3.5V UVLO Version   | 3.2  | 3.5  | 3.8  | V    |
| V <sub>UVLO_VDDA_R</sub> ,     | VDDA VDDB UVLO Biging   | 5.5V UVLO Version   | 5.1  | 5.5  | 5.9  | V    |
| $V_{\text{UVLO\_VDDB\_R}}$     | VDDA, VDDB UVLO Rising  | 8.5V UVLO Version   | 8    | 8.5  | 9    | V    |
|                                |   | 12.5V UVLO Version  | 11.5 | 12.5 | 13.5 | V    |
|                                |   | 3.5V UVLO Version   | 2.7  | 3    | 3.3  | V    |
| V <sub>UVLO_VDDA_F</sub> ,     | VDDA, VDDB UVLO Falling   | 5.5V UVLO Version   | 4.6  | 5    | 5.4  | V    |
| $V_{\text{UVLO\_VDDB\_F}}$     | VDDA, VDDB OVLO Falling   | 8.5V UVLO Version   | 7    | 7.5  | 8    | V    |
|                                |   | 12.5V UVLO Version  | 10.5 | 11.5 | 12.5 | V    |
|                                |   | 3.5V UVLO Version   |      | 0.5  |      | V    |
| V <sub>UVLO_VDDA_HYS</sub> ,   | VDDA, VDDB UVLO   | 5.5V UVLO Version   |      | 0.5  |      | V    |
| Vuvlo_vddb_hys                 | Hysteresis  | 8.5V UVLO Version   |      | 1    |      | V    |
|                                |   | 12.5V UVLO Version  |      | 1    |      | V    |
|                                | Quiescent Current   | $V_{IA} = 0V, V_{IB} = 0V$  |      | 1.4  | 2.1  | mA   |
| IVDDA, IVDDB Operation Current |   | C <sub>LOAD</sub> =1nF, f <sub>sw</sub> = 50kHz,<br>(50% Duty Cycle), each<br>channel |      | 2.7  | 3.5  | mA   |



| Symbol          | Parameter                 | Condition             | Min | Тур | Max      | Unit |
|-----------------|---------------------------|-----------------------|-----|-----|----------|------|
| OUTPUT          |                           |                       | ·   |     |          |      |
| Іон             | Peak Source Current       |                       |     | 10  |          | Α    |
| loL             | Peak Sink Current         |                       |     | 10  |          | Α    |
| Vон             | High Level Output Voltage | I <sub>O</sub> =-20mA |     | 8   | 15       | mV   |
| Vol             | Low Level Output Voltage  | I <sub>O</sub> =20mA  |     | 8   | 15       | mV   |
| Dead Time       | 1                         |                       | I   |     | <u> </u> |      |
| t <sub>DT</sub> | Dead time                 | $R_{DT}=20k\Omega$    | 160 | 200 | 250      | ns   |

# **SWITCHING CHARACTERISTICS (AC)**

 $V_{DDI}$  = 5 V, 0.1µF capacitor from VDDI to GNDI,  $V_{DDA}$  =  $V_{DDB}$  =15V, 1µF capacitor from VDDA and VDDB to GNDA and GNDB,  $T_A$  =  $-40^{\circ}$ C to +125°C, unless otherwise specified.

| Symbol           | Parameter  | Condition  | Min | Тур | Max | Unit  |
|------------------|--|--|-----|-----|-----|-------|
| Switching Chara  | acteristics  |  |     | I   |     |       |
| tрLн             | Propagation Delay, Low to High                     |  |     | 80  | 130 | ns    |
| t <sub>PHL</sub> | Propagation Delay, High to Low                     |  |     | 80  | 130 | ns    |
| t <sub>PWD</sub> | Pulse Width Distortion                             | C <sub>LOAD</sub> =1nF, f <sub>sw</sub> =1kHz,<br>(50% Duty Cycle) |     |     | 40  | ns    |
| t <sub>DM</sub>  | Propagation Delay Matching between OUTA and OUTB   |  |     |     | 40  | ns    |
| <b>t</b> r       | Turn on Rise Time                                  | C <sub>LOAD</sub> =1nF   |     |     | 15  | ns    |
| <b>t</b> f       | Turn off Fall Time                                 | C <sub>LOAD</sub> =1nF   |     |     | 15  | ns    |
| tuvlo_rec_vddi   | VDDI UVLO Recovery Delay                           |  |     | 15  |     | μs    |
| tuvlo_rec_vdda/b | VDDA, VDDB UVLO Recovery Delay                     |  |     | 25  | 40  | μs    |
| СМТІн            | High Level Static Common Mode Transient Immunity   | V <sub>CM</sub> =1000V, T <sub>A</sub> =25°C                       | 150 | 200 |     | kV/µs |
| CMTI∟            | Low Level Static Common<br>Mode Transient Immunity | V <sub>CM</sub> =1000V, T <sub>A</sub> =25°C                       | 150 | 200 |     | kV/µs |



### PARAMETER MEASUREMENT INFORMATION

### **Propagation Delay and Pulse Width Distortion**

Figure 9 shows the timing diagram of the propagation delay  $t_{PLH}$  and  $t_{PHL}$ , pulse distortion  $t_{PWD}$  and delay matching  $t_{DM}$  from the input  $V_{IA}$  and  $V_{IB}$ .




Figure 9. Propagation Delay and Pulse Width Distortion

### **Rise and Fall Time Testing**

Figure 10 shows the criteria for measuring rise time (t<sub>r</sub>) and fall time (t<sub>f</sub>).




Figure 10. Turn On Rise Time and Turn Off Fall Time

### **CMTI Testing**

Figure 11 is the simplified diagram of the CMTI testing. Common mode voltage is set to 1000V.




Figure 11. CMTI Test Circuit



### FEATURE DESCRIPTION

SiLM8263/64/65 is a flexible dual channel isolated gate driver that can drive IGBTs and MOSFETs. It has 10A peak output current capability with maximum output driver supply voltage of 30V. SiLM8263/64/65 has many features that allow it to integrate well with control circuitry and protect the gates it drives such as: resistor programmable dead time control, an DIS pin, and under voltage lock out (UVLO) for both input and output voltages.

#### **Under Voltage Lockout**

The SiLM8263/64/65 has under voltage lock out (UVLO) protection feature on each driver power supply voltage between the VDDA (VDDB) and GNDA (GNDB) pins. When the VDDx voltage is lower than  $V_{UVLO\_VDDX\_R}$ , during device start up or lower than  $V_{UVLO\_VDDX\_F}$ , after start up, the VDDA (VDDB) UVLO feature holds the driver output low, regardless of the status of the input pins. A hysteresis on the UVLO feature prevents glitch when there is noise from the power supply.

The SiLM8263/64/65 also monitors the input power supply and there is an internal under voltage lock out protection feature on the VDDI. The driver outputs (VOA and VOB) are hold low when the voltage on the VDDI is lower than VUVLO\_VDDI\_R during start up or lower than VUVLO\_VDDI\_F after start up. There is a hysteresis on the VDDI UVLO feature to prevent glitch due the noise on the VDDI power supply.

### **Disable Input Function**

When the DIS is pulled high, the VOA and VOB are pulled low regardless of the states of VIA and VIB. When the DIS pin is pulled low, the VOA and VOB are allowed for normal operation and controlled by the VIA and VIB.

The DIS input has no effect if VDDI is below its UVLO threshold and VOA, VOB remain low. There is an internal pull down resistor on the DIS pin.

#### **Control Input and Output Logic**

The VIA and VIB input control the corresponding output channel, VOA and VOB. A logic high signal on VIA (VIB) causes the output of VOA (VOB) to go high. And a logic low on VIA (VIB) causes the output of VOA (VOB) to go low.

For PWM input versions (SiLM8264), when the PWM input is high, the VOA is high and VOB is low. And when the PWM input is low, the VOA is low and VOB is high.

The Table 4 and Table 5 show the relationship between VIA, VIB, PWM, DIS, UVLO and Output of VOA and VOB.

Table 4. Relationship between Input and Output with VIA, VIB input

| VIA | VIB | DIS | VDDI<br>UVLO | VDDA<br>UVLO | VDDB<br>UVLO | VOA | VOB | Note             |
|-----|-----|-----|--------------|--------------|--------------|-----|-----|------------------|
| Н   | L   | L   | No           | No           | No           | Н   | L   |                  |
| L   | Н   | L   | No           | No           | No           | L   | Н   |                  |
| L   | L   | L   | No           | No           | No           | L   | L   |                  |
|     |     | _   |              |              |              | Н   | Н   | SiLM8265         |
| Н   | Н   | L   | No           | No           | No           | L   | L   | SiLM8263         |
| Χ   | Х   | Н   | No           | No           | No           | L   | L   | Device disabled  |
| Х   | Х   | X   | Yes          | No           | No           | L   | L   | VDDI UVLO active |
| Н   | Х   | L   | No           | No           | Yes          | Н   | L   | VDDB UVLO        |
| L   | Х   | L   | No           | No           | Yes          | L   | L   | - active         |
| Х   | Н   | L   | No           | Yes          | No           | L   | Н   | VDDA UVLO        |
| Х   | L   | L   | No           | Yes          | No           | L   | L   | — active         |



| Table 5. Relationship between Input and Output with PWM input (SiLM8264) |
|--|
|--|

| PWM | DIS | VDDI UVLO | VDDA<br>UVLO | VDDB<br>UVLO | VOA | VOB | Note             |
|-----|-----|-----------|--------------|--------------|-----|-----|------------------|
| Н   | L   | No        | No           | No           | Н   | L   |                  |
| L   | L   | No        | No           | No           | L   | Н   |                  |
| Х   | Н   | No        | No           | No           | L   | L   | Device disabled  |
| Х   | Х   | Yes       | No           | No           | L   | L   | VDDI UVLO active |
| Н   | L   | No        | No           | Yes          | Н   | L   | VDDB UVLO        |
| L   | L   | No        | No           | Yes          | L   | L   | active           |
| Н   | L   | No        | Yes          | No           | L   | L   | VDDA UVLO        |
| L   | L   | No        | Yes          | No           | L   | Н   | active           |

#### **Dead-time Program**

For the high side/low side configuration driver, there is a dead-time between VOA and VOB. The dead-time delay  $(t_{DT})$  is programmed by a resistor  $(R_{DT})$  connected from the DT input to ground and it can be calculated with below equation.

$$t_{DT}[\text{ns}] \approx 10 \times R_{DT}[\text{k}\Omega]$$

Here, t<sub>DT</sub> is the dead-time delay, R<sub>DT</sub> is the resistance value between DT and ground.

The DT pin can be connected to VDDI or left floating to provide a nominal dead time at approximately 400 ps.

A bypassing capacitor, 2.2nF or greater, is recommended to be put between DT and GNDI to achieve better noise immunity.

The Figure 12 shows the input and output logic with dead-time in different condition.




Figure 12. Input and output logic with dead-time

Condition A: VIA goes high and VIB goes low. VOB goes low immediately and VOA goes high after the programmed dead-time.

Condition B: VIA goes low and VIB goes high. VOA goes low immediately and VOB goes high after the programmed dead-time.

Condition C: VIB goes low and VIA still low. VOB goes low immediately. Since the VIA input dead-time is longer than the programmed dead-time, the VOA goes high immediately when the VIA input goes high.





Condition D: VIA goes low and VIB still low. VOA goes low immediately. Since the VIB input dead-time is longer than the programmed dead-time, the VOB goes high immediately when the VIB input goes high.

Condition E: VIA goes high while VIB and VOB are still high, the overlap time is shorter than the programmed dead-time. To avoid overshoot, VOB goes low immediately when the VIA goes high. The VOA goes high after the programmed dead-time.

Condition F: VIB goes high while VIA and VOA are still high, the overlap time is shorter than the programmed dead-time. To avoid overshoot, VOA goes low immediately when the VIB goes high. The VOB goes high after the programmed dead-time.

Condition G: VIA goes high while VIB and VOB are still high, the overlap time is longer than the programmed dead-time. To avoid overshoot, VOB goes low immediately when the VIA goes high. Since the overlap time is longer than the programmed dead-time, the VOA goes high immediately when the VIB goes low.

Condition H: VIB goes high while VIA and VOA are still high, the overlap time is longer than the programmed dead-time. To avoid overshoot, VOA goes low immediately when the VIB goes high. Since the overlap time is longer than the programmed dead-time, the VOB goes high when the VIA goes low.



## APPLICATION INFORMATION

The circuit in Figure 13 shows the typical application circuit for SiLM8263/64/65 to driver a typical half bridge configuration which could be used in several popular power converter topologies such as synchronous buck, synchronous boost, half bridge, full bridge, LLC etc. topologies and 3-phase motor drive applications.






Figure 13. Typical Application Schematic




# **PACKAGE CASE OUTLINES**



Top View



**Bottom View** 



| Dimension | MIN   | NOM   | MAX   |  |
|-----------|-------|-------|-------|--|
| A         | 0.670 | 0.770 | 0.870 |  |
| С         | 0.160 | 0.190 | 0.220 |  |
| D         | 4.900 | 5.000 | 5.100 |  |
| E         | 4.900 | 5.000 | 5.100 |  |
| L         | 0.575 | 0.650 | 0.725 |  |
| L1        | 0.325 | 0.400 | 0.475 |  |
| L2        | 0.025 | 0.100 | 0.175 |  |
| е         | 0.500 | 0.650 | 0.800 |  |
| e1        | -     | 1.300 | -     |  |
| b         | 0.250 | 0.300 | 0.350 |  |
| Unit: mm  |       |       |       |  |

Figure 14. LGA5X5-13 Package Outline Dimensions



# **REVISION HISTORY**

Note: page numbers for previous revisions may differ from page numbers in current version

| Page or Item                  | Subjects (major changes since previous revision) |  |  |
|-------------------------------|--|--|--|
| Rev 1.0 datasheet: 2024-11-10 |  |  |  |
| Whole document                | Initial datasheet release                        |  |  |