

## Single Channel 10A Isolated Gate Driver

### GENERAL DESCRIPTION

The SiLM5350-AQ family is a single channel, isolated gate driver for IGBTs, MOSFETs, SiC MOSFETs, GaN FETs with 10A source and 10A sink peak output current. The SiLM5350S/R/H-AQ provides a split output that controls the rise and fall times individually. The SiLM5350M/F/P-AQ has internal clamp to prevent false turn-on caused by Miller current.

The SiLM5350-AQ family have 5000  $V_{RMS}$  isolation in SOP8W and 3000  $V_{RMS}$  isolation in SOP8 package per UL1577.

The SiLM5350-AQ family brings significant performance and reliability upgrades over standard optocoupler based gate drivers. Performance highlights include high common mode transient immunity (CMTI), low propagation delay, small pulse width distortion and higher operating temperature.

The high performance and reliability of SiLM5350-AQ makes it ideal for use in all types of motor drives, solar inverters, industrial power supplies, and appliances.

### APPLICATION

- AC and brushless DC motor drives
- Renewable energy inverters
- High voltage DC-DC converters
- Industrial power supplies

### FEATURES

- AEC-Q100 qualified for automotive application
  - Temperature grade 1:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $T_A$
- Split outputs (SiLM5350S/R/H-AQ)
- Internal clamping (SiLM5350M/F/P-AQ)
- 10A source output current
- 10A sink output current
- 10A active miller clamp current
- 80ns (Typ) propagation delay
- 40ns (Max) part-to-part delay matching
- 40ns (Max) pulse width distortion
- 150kV/us (Min) common mode transient immunity (CMTI)
- Input side supply range from 3V to 18V
- Driver side supply range from 4V to 30V
  - 12.5V, 8.5V, 5.5V and 3.5V UVLO Options
- TTL Inputs and negative 5V handling capability on Input Pins
- Junction temperature,  $T_J$ :  $-40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$
- Safety certifications
  - 5000 $V_{RMS}$  SOP8W and 3000 $V_{RMS}$  SOP8 isolation for 1 minute per UL 1577
  - CQC certification per GB4943.1-2022
  - DIN VDE 0884-17: 2021-10 (Pending)










Figure 1. SiLM5350S-AQ Application Circuit

## Table of Contents

|                                                  |    |
|--------------------------------------------------|----|
| General Description.....                         | 1  |
| Application .....                                | 1  |
| Features.....                                    | 1  |
| PIN Configuration .....                          | 3  |
| PIN Description.....                             | 4  |
| Functional Block Diagram .....                   | 6  |
| Ordering Information .....                       | 7  |
| Absolute Maximum Ratings .....                   | 9  |
| Recommended Operation Conditions .....           | 9  |
| ESD Ratings .....                                | 9  |
| Thermal Information.....                         | 9  |
| Package Specifications.....                      | 10 |
| Insulation Specifications .....                  | 10 |
| Safety Related Certifications for SOP8 .....     | 11 |
| Safety Limiting Values for SOP8 .....            | 11 |
| Safety Related Certifications for SOP8W .....    | 12 |
| Safety Limiting Values for SOP8W .....           | 12 |
| Electrical Characteristics (DC) .....            | 13 |
| Switching Characteristics (AC) .....             | 15 |
| Parameter Measurement Information .....          | 15 |
| Propagation Delay, Rise Time and Fall Time ..... | 15 |
| CMTI Testing .....                               | 16 |
| Typical Performance Characteristics .....        | 17 |
| Feature Description .....                        | 21 |
| Power Supply .....                               | 21 |
| Under Voltage Lockout (UVLO).....                | 21 |
| Input Stage .....                                | 21 |
| Output Stage .....                               | 21 |
| Active Output Pulldown .....                     | 21 |
| Internal Active Miller Clamp.....                | 21 |
| Application Information .....                    | 22 |
| Typical Application Circuit .....                | 22 |
| Layout .....                                     | 22 |
| Package Case Outlines .....                      | 23 |
| Revision History .....                           | 24 |

## PIN CONFIGURATION

| Part Name    | Pin Configuration (Top View)                                                                                                                                                                                                                                                                                                          |
|--------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SiLM5350S-AQ |  <p>Diagram showing pin configuration for SiLM5350S-AQ. The device is an 8-pin component with pins numbered 1 to 8. Pin 1 is VCC1, Pin 2 is IN+, Pin 3 is IN-, Pin 4 is GND1, Pin 5 is VCC2, Pin 6 is OUTH, Pin 7 is OUTL, and Pin 8 is VEE2.</p>   |
| SiLM5350R-AQ |  <p>Diagram showing pin configuration for SiLM5350R-AQ. The device is an 8-pin component with pins numbered 1 to 8. Pin 1 is VCC1, Pin 2 is IN+, Pin 3 is IN-, Pin 4 is GND1, Pin 5 is VEE2, Pin 6 is OUTL, Pin 7 is OUTH, and Pin 8 is VCC2.</p>   |
| SiLM5350H-AQ |  <p>Diagram showing pin configuration for SiLM5350H-AQ. The device is an 8-pin component with pins numbered 1 to 8. Pin 1 is VCC1, Pin 2 is IN+, Pin 3 is IN-, Pin 4 is GND1, Pin 5 is VEE2, Pin 6 is VCC2, Pin 7 is OUTH, and Pin 8 is OUTL.</p>  |
| SiLM5350M-AQ |  <p>Diagram showing pin configuration for SiLM5350M-AQ. The device is an 8-pin component with pins numbered 1 to 8. Pin 1 is VCC1, Pin 2 is IN+, Pin 3 is IN-, Pin 4 is GND1, Pin 5 is VCC2, Pin 6 is OUT, Pin 7 is CLAMP, and Pin 8 is VEE2.</p> |
| SiLM5350F-AQ |  <p>Diagram showing pin configuration for SiLM5350F-AQ. The device is an 8-pin component with pins numbered 1 to 8. Pin 1 is VCC1, Pin 2 is IN+, Pin 3 is IN-, Pin 4 is GND1, Pin 5 is VEE2, Pin 6 is CLAMP, Pin 7 is OUT, and Pin 8 is VCC2.</p> |
| SiLM5350P-AQ |  <p>Diagram showing pin configuration for SiLM5350P-AQ. The device is an 8-pin component with pins numbered 1 to 8. Pin 1 is VCC1, Pin 2 is IN+, Pin 3 is IN-, Pin 4 is GND1, Pin 5 is VEE2, Pin 6 is VCC2, Pin 7 is OUT, and Pin 8 is CLAMP.</p> |

## PIN DESCRIPTION

**Table 1. SiLM5350S-AQ Pin Description**

| No. | Pin  | Description                                                                        |
|-----|------|------------------------------------------------------------------------------------|
| 1   | VCC1 | Input supply voltage                                                               |
| 2   | IN+  | Noninverting voltage control input. This pin is pulled low internally if left open |
| 3   | IN-  | Inverting voltage control input. This pin is pulled high internally if left open   |
| 4   | GND1 | Input ground                                                                       |
| 5   | VCC2 | Positive output supply voltage                                                     |
| 6   | OUTH | Gate driver pullup output                                                          |
| 7   | OUTL | Gate driver pulldown output                                                        |
| 8   | VEE2 | Negative output supply voltage                                                     |

**Table 2. SiLM5350R-AQ Pin Description**

| No. | Pin  | Description                                                                        |
|-----|------|------------------------------------------------------------------------------------|
| 1   | VCC1 | Input supply voltage                                                               |
| 2   | IN+  | Noninverting voltage control input. This pin is pulled low internally if left open |
| 3   | IN-  | Inverting voltage control input. This pin is pulled high internally if left open   |
| 4   | GND1 | Input ground                                                                       |
| 5   | VEE2 | Negative output supply voltage                                                     |
| 6   | OUTL | Gate driver pulldown output                                                        |
| 7   | OUTH | Gate driver pullup output                                                          |
| 8   | VCC2 | Positive output supply voltage                                                     |

**Table 3. SiLM5350H-AQ Pin Description**

| No. | Pin  | Description                                                                        |
|-----|------|------------------------------------------------------------------------------------|
| 1   | VCC1 | Input supply voltage                                                               |
| 2   | IN+  | Noninverting voltage control input. This pin is pulled low internally if left open |
| 3   | IN-  | Inverting voltage control input. This pin is pulled high internally if left open   |
| 4   | GND1 | Input ground                                                                       |
| 5   | VEE2 | Negative output supply voltage                                                     |
| 6   | VCC2 | Positive output supply voltage                                                     |
| 7   | OUTH | Gate driver pullup output                                                          |
| 8   | OUTL | Gate driver pulldown output                                                        |

**Table 4. SiLM5350M-AQ Pin Description**

| No. | Pin  | Description                                                                        |
|-----|------|------------------------------------------------------------------------------------|
| 1   | VCC1 | Input supply voltage                                                               |
| 2   | IN+  | Noninverting voltage control input. This pin is pulled low internally if left open |
| 3   | IN-  | Inverting voltage control input. This pin is pulled high internally if left open   |
| 4   | GND1 | Input ground                                                                       |
| 5   | VCC2 | Positive output supply voltage                                                     |
| 6   | OUT  | Gate driver output                                                                 |

| No. | Pin   | Description                                                                   |
|-----|-------|-------------------------------------------------------------------------------|
| 7   | CLAMP | Active Miller clamp input used to prevent false turn-on of the power switches |
| 8   | VEE2  | Negative output supply voltage                                                |

**Table 5. SiLM5350F-AQ Pin Description**

| No. | Pin   | Description                                                                        |
|-----|-------|------------------------------------------------------------------------------------|
| 1   | VCC1  | Input supply voltage                                                               |
| 2   | IN+   | Noninverting voltage control input. This pin is pulled low internally if left open |
| 3   | IN-   | Inverting voltage control input. This pin is pulled high internally if left open   |
| 4   | GND1  | Input ground                                                                       |
| 5   | VEE2  | Negative output supply voltage                                                     |
| 6   | CLAMP | Active Miller clamp input used to prevent false turn-on of the power switches      |
| 7   | OUT   | Gate driver output                                                                 |
| 8   | VCC2  | Positive output supply voltage                                                     |

**Table 6. SiLM5350P-AQ Pin Description**

| No. | Pin   | Description                                                                        |
|-----|-------|------------------------------------------------------------------------------------|
| 1   | VCC1  | Input supply voltage                                                               |
| 2   | IN+   | Noninverting voltage control input. This pin is pulled low internally if left open |
| 3   | IN-   | Inverting voltage control input. This pin is pulled high internally if left open   |
| 4   | GND1  | Input ground                                                                       |
| 5   | VEE2  | Negative output supply voltage                                                     |
| 6   | VCC2  | Positive output supply voltage                                                     |
| 7   | OUT   | Gate driver output                                                                 |
| 8   | CLAMP | Active Miller clamp input used to prevent false turn-on of the power switches      |

## FUNCTIONAL BLOCK DIAGRAM




Figure 2. SiLM5350S/R/H-AQ Functional Block Diagram




Figure 3. SiLM5350M/F/P-AQ Functional Block Diagram

## ORDERING INFORMATION

| Order Part No.   | Pin Configuration | VCC2 UVLO   | Isolation Rating    | Package | QTY  |
|------------------|-------------------|-------------|---------------------|---------|------|
| SiLM5350SDDCM-AQ | Split Output      | 12.5V/11.5V | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350SBDCM-AQ | Split Output      | 8.5V/7.5V   | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350SADCM-AQ | Split Output      | 5.5V/5V     | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350SGDCM-AQ | Split Output      | 3.5V/3V     | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350SDBCA-AQ | Split Output      | 12.5V/11.5V | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350SBBCA-AQ | Split Output      | 8.5V/7.5V   | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350SABCA-AQ | Split Output      | 5.5V/5V     | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350SGBCA-AQ | Split Output      | 3.5V/3V     | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350RDDCM-AQ | Split Output      | 12.5V/11.5V | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350RBDCM-AQ | Split Output      | 8.5V/7.5V   | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350RADCM-AQ | Split Output      | 5.5V/5V     | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350RGDCM-AQ | Split Output      | 3.5V/3V     | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350RDBCA-AQ | Split Output      | 12.5V/11.5V | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350RBBCA-AQ | Split Output      | 8.5V/7.5V   | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350RABCA-AQ | Split Output      | 5.5V/5V     | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350RGBCA-AQ | Split Output      | 3.5V/3V     | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350HDDCM-AQ | Split Output      | 12.5V/11.5V | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350HBDCM-AQ | Split Output      | 8.5V/7.5V   | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350HADCM-AQ | Split Output      | 5.5V/5V     | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350HGDCM-AQ | Split Output      | 3.5V/3V     | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350HDBCA-AQ | Split Output      | 12.5V/11.5V | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350HBBCA-AQ | Split Output      | 8.5V/7.5V   | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350HABCA-AQ | Split Output      | 5.5V/5V     | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350HGBCA-AQ | Split Output      | 3.5V/3V     | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350MDDCM-AQ | Internal Clamping | 12.5V/11.5V | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350MBDCM-AQ | Internal Clamping | 8.5V/7.5V   | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350MADCM-AQ | Internal Clamping | 5.5V/5V     | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350MGDCM-AQ | Internal Clamping | 3.5V/3V     | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350MDBCA-AQ | Internal Clamping | 12.5V/11.5V | 3 kV <sub>RMS</sub> | SOP8    | 2500 |

| Order Part No.   | Pin Configuration | VCC2 UVLO   | Isolation Rating    | Package | QTY  |
|------------------|-------------------|-------------|---------------------|---------|------|
| SiLM5350MBBCA-AQ | Internal Clamping | 8.5V/7.5V   | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350MABCA-AQ | Internal Clamping | 5.5V/5V     | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350MGBCA-AQ | Internal Clamping | 3.5V/3V     | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350FDDCM-AQ | Internal Clamping | 12.5V/11.5V | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350FBDCM-AQ | Internal Clamping | 8.5V/7.5V   | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350FADCM-AQ | Internal Clamping | 5.5V/5V     | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350FGDCM-AQ | Internal Clamping | 3.5V/3V     | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350FDBCA-AQ | Internal Clamping | 12.5V/11.5V | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350FBBCA-AQ | Internal Clamping | 8.5V/7.5V   | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350FABCA-AQ | Internal Clamping | 5.5V/5V     | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350FGBCA-AQ | Internal Clamping | 3.5V/3V     | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350PDDCM-AQ | Internal Clamping | 12.5V/11.5V | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350PBDCM-AQ | Internal Clamping | 8.5V/7.5V   | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350PADCM-AQ | Internal Clamping | 5.5V/5V     | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350PGDCM-AQ | Internal Clamping | 3.5V/3V     | 5 kV <sub>RMS</sub> | SOP8W   | 1000 |
| SiLM5350PDBCA-AQ | Internal Clamping | 12.5V/11.5V | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350PBBCA-AQ | Internal Clamping | 8.5V/7.5V   | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350PABCA-AQ | Internal Clamping | 5.5V/5V     | 3 kV <sub>RMS</sub> | SOP8    | 2500 |
| SiLM5350PGBCA-AQ | Internal Clamping | 3.5V/3V     | 3 kV <sub>RMS</sub> | SOP8    | 2500 |

Note1: The R, F, H, P suffixes version are in preview status which means the device has been announced but is not in production. Sample may or may not be available. For more information, please contact Sillumin local sales.

## ABSOLUTE MAXIMUM RATINGS

| Symbol                              | Definition                | Min      | Max      | Units |
|-------------------------------------|---------------------------|----------|----------|-------|
| VCC1                                | Input Supply Voltage      | -0.3     | 20       | V     |
| V <sub>IN+</sub> , V <sub>IN-</sub> | Input Signal Voltage      | -7       | 20       | V     |
| VCC2-VEE2                           | Driver supply voltage     | -0.3     | 35       | V     |
| CLAMP-VEE2                          | Internal clamping voltage | VEE2-0.3 | VCC2+0.3 | V     |
| OUT/OUTH-VEE2                       | Output signal voltage     | VEE2-0.3 | VCC2+0.3 | V     |
| T <sub>J</sub>                      | Junction temperature      | -40      | 150      | °C    |
| T <sub>S</sub>                      | Storage temperature       | -55      | 150      | °C    |

## RECOMMENDED OPERATION CONDITIONS

| Symbol                              | Definition                                | Min  | Max | Units |
|-------------------------------------|-------------------------------------------|------|-----|-------|
| VCC1                                | Input Supply Voltage                      | 3    | 18  | V     |
| V <sub>IN+</sub> , V <sub>IN-</sub> | Input Signal Voltage                      | -5   | 18  | V     |
| VCC2-VEE2                           | Driver supply voltage (12.5V UVLO option) | 13.5 | 30  | V     |
| VCC2-VEE2                           | Driver supply voltage (8.5V UVLO option)  | 9    | 30  | V     |
| VCC2-VEE2                           | Driver supply voltage (5.5V UVLO option)  | 6    | 30  | V     |
| VCC2-VEE2                           | Driver supply voltage (3.5V UVLO option)  | 4    | 30  | V     |
| T <sub>A</sub>                      | Ambient temperature                       | -40  | 125 | °C    |

## ESD RATINGS

| Symbol           | Definition | Value | Units |
|------------------|------------|-------|-------|
| V <sub>ESD</sub> | HBM        | ±4000 | V     |
|                  | CDM        | ±1500 | V     |

## THERMAL INFORMATION

| Symbol           | Definition                                | Value |       | Unit |
|------------------|-------------------------------------------|-------|-------|------|
|                  |                                           | SOP8  | SOP8W |      |
| R <sub>θJA</sub> | Junction to ambient thermal resistance    | 108.7 | 109.6 | °C/W |
| R <sub>θJC</sub> | Junction to case (top) thermal resistance | 43.1  | 64.1  | °C/W |

**PACKAGE SPECIFICATIONS**

| Symbol          | Definition                              | Min | Typ              | Max | Units |
|-----------------|-----------------------------------------|-----|------------------|-----|-------|
| R <sub>IO</sub> | Resistance (Input Side to Output Side)  |     | 10 <sup>12</sup> |     | Ω     |
| C <sub>IO</sub> | Capacitance (Input Side to Output Side) |     | 0.8              |     | pF    |

**INSULATION SPECIFICATIONS**

| Symbol                           | Definition                                | Test Condition                                                                                                                                         | Value     |           | Units            |
|----------------------------------|-------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|-----------|------------------|
|                                  |                                           |                                                                                                                                                        | SOP8      | SOP8W     |                  |
| CLR                              | External clearance                        | Shortest terminal to terminal distance through air                                                                                                     | >4        | >8        | mm               |
| CPG                              | External creepage                         | Shortest terminal to terminal distance across the package surface                                                                                      | >4        | >8        | mm               |
| DTI                              | Distance through the insulation           | Minimum internal gap                                                                                                                                   | >16       | >16       | um               |
| CTI                              | Comparative tracking index                | DIN EN 60112 (VDE 0303-11), IEC 60112                                                                                                                  | >600      | >600      | V                |
|                                  | Material Group                            |                                                                                                                                                        | I         | I         |                  |
|                                  | Overvoltage category                      | Rated mains voltages $\leq 150V_{RMS}$                                                                                                                 | I-IV      | I-IV      |                  |
|                                  |                                           | Rated mains voltages $\leq 300V_{RMS}$                                                                                                                 | I-III     | I-IV      |                  |
|                                  |                                           | Rated mains voltages $\leq 600V_{RMS}$                                                                                                                 | I-II      | I-III     |                  |
|                                  |                                           | Rated mains voltages $\leq 1000V_{RMS}$                                                                                                                | I-I       | I-II      |                  |
| DIN V VDE 0884-11 <sup>(1)</sup> |                                           |                                                                                                                                                        |           |           |                  |
| V <sub>IORM</sub>                | Maximum repetitive peak isolation voltage |                                                                                                                                                        | 1000      | 1500      | V <sub>PK</sub>  |
| V <sub>IOWM</sub>                | Maximum isolation working voltage         |                                                                                                                                                        | 707       | 1060      | V <sub>RMS</sub> |
| V <sub>IOTM</sub>                | Maximum transient isolation voltage       | 60s                                                                                                                                                    | 4242      | 7000      | V <sub>PK</sub>  |
| V <sub>IOSM</sub>                | Maximum surge isolation voltage           | Test method per IEC62368, 1.2/50us waveform, V <sub>TEST</sub> =1.3 x V <sub>IOSM</sub> for SOP8, V <sub>TEST</sub> =1.6 x V <sub>IOSM</sub> for SOP8W | 6000      | 6250      | V <sub>PK</sub>  |
| q <sub>pd</sub>                  | Apparent charge                           | Method b2: V <sub>pd(m)</sub> =1.875 x V <sub>IORM</sub> , t <sub>m</sub> =1 s                                                                         | ≤5        | ≤5        | pC               |
|                                  | Climatic Category                         |                                                                                                                                                        | 40/125/21 | 40/125/21 |                  |
|                                  | Pollution Degree                          |                                                                                                                                                        | 2         | 2         |                  |
| UL1577 <sup>(1)</sup>            |                                           |                                                                                                                                                        |           |           |                  |
| V <sub>ISO</sub>                 | Isolation Voltage                         | V <sub>TEST</sub> =V <sub>ISO</sub> , t=60s (qualification),<br>V <sub>TEST</sub> =1.2 x V <sub>ISO</sub> , t=1s (100% production)                     | 3000      | 5000      | V <sub>RMS</sub> |

1. Certification pending

## SAFETY RELATED CERTIFICATIONS FOR SOP8

| VDE                                                             | UL                                    | CQC                                     |
|-----------------------------------------------------------------|---------------------------------------|-----------------------------------------|
| DIN VDE 0884-17: 2021-10                                        | UL 1577 component recognition program | Certified according to GB4943.1-2022    |
| Basic Insulation, $V_{IORM}=1000V_{PK}$ , $V_{IOTM}=4242V_{PK}$ | Single protection, 3000 $V_{RMS}$     | Basic insulation, Altitude $\leq 5000m$ |
| Certification Pending                                           | File number: E521801                  | File number: CQC23001373092             |

## SAFETY LIMITING VALUES FOR SOP8

| Symbol | Parameter                            | Condition                                                                                   | Value | Unit        |
|--------|--------------------------------------|---------------------------------------------------------------------------------------------|-------|-------------|
| $I_S$  | Safety output supply current         | $R_{\theta JA}=108.7^{\circ}C/W$ , $V_{CC2} = 15V$ , $T_J=150^{\circ}C$ , $T_A=25^{\circ}C$ | 73    | mA          |
|        |                                      | $R_{\theta JA}=108.7^{\circ}C/W$ , $V_{CC2} = 25V$ , $T_J=150^{\circ}C$ , $T_A=25^{\circ}C$ | 44    | mA          |
| $P_S$  | Safety input, output, or total power | $R_{\theta JA}=108.7^{\circ}C/W$ , $T_J=150^{\circ}C$ , $T_A=25^{\circ}C$                   | 1150  | mW          |
| $T_S$  | Maximum safety temperature           |                                                                                             | 150   | $^{\circ}C$ |




Figure 4. Thermal Derating Curve for Limiting Current per VDE for SOP8 Package




Figure 5. Thermal Derating Curve for Limiting Power per VDE for SOP8 Package

**SAFETY RELATED CERTIFICATIONS FOR SOP8W**

| VDE                      | UL                                       | CQC                                       |
|--------------------------|------------------------------------------|-------------------------------------------|
| DIN VDE 0884-17: 2021-10 | UL 1577 component recognition program    | Certified according to GB4943.1-2022      |
| Reinforced Insulation    | Single protection, 5000 V <sub>RMS</sub> | Reinforced insulation<br>Altitude ≤ 5000m |
| Certification Pending    | File number: E521801                     | File number: CQC23001376521               |

**SAFETY LIMITING VALUES FOR SOP8W**

| Symbol         | Parameter                            | Condition                                                                                        | Value | Unit |
|----------------|--------------------------------------|--------------------------------------------------------------------------------------------------|-------|------|
| I <sub>S</sub> | Safety output supply current         | R <sub>θJA</sub> =109.6°C/W, V <sub>CC2</sub> = 15V, T <sub>J</sub> =150°C, T <sub>A</sub> =25°C | 72.7  | mA   |
|                |                                      | R <sub>θJA</sub> =109.6°C/W, V <sub>CC2</sub> = 25V, T <sub>J</sub> =150°C, T <sub>A</sub> =25°C | 43.6  | mA   |
| P <sub>S</sub> | Safety input, output, or total power | R <sub>θJA</sub> =109.6°C/W, T <sub>J</sub> =150°C, T <sub>A</sub> =25°C                         | 1140  | mW   |
| T <sub>S</sub> | Maximum safety temperature           |                                                                                                  | 150   | °C   |




Figure 6. Thermal Derating Curve for Limiting Current per VDE for SOP8W Package




Figure 7. Thermal Derating Curve for Limiting Power per VDE for SOP8W Package

**ELECTRICAL CHARACTERISTICS (DC)**

VCC1 = 5V, VCC2 = 15V, GND1 = VEE2 = 0V, and T<sub>A</sub> = 25°C unless otherwise specified. All min and max specifications are at T<sub>A</sub> = -40°C to 125°C

| Symbol                     | Parameter                                         | Condition                                                         | Min  | Typ  | Max  | Unit |
|----------------------------|---------------------------------------------------|-------------------------------------------------------------------|------|------|------|------|
| <b>Input Power Supply</b>  |                                                   |                                                                   |      |      |      |      |
| V <sub>CC1</sub>           | Input Supply Voltage                              |                                                                   | 3    |      | 18   | V    |
| V <sub>UVLO_VCC1_R</sub>   | VCC1 UVLO Rising                                  |                                                                   | 2.55 | 2.7  | 2.85 | V    |
| V <sub>UVLO_VCC1_F</sub>   | VCC1 UVLO Falling                                 |                                                                   | 2.35 | 2.5  | 2.65 | V    |
| V <sub>UVLO_VCC1_HYS</sub> | VCC1 UVLO Hysteresis                              |                                                                   |      | 0.2  |      | V    |
| I <sub>CC1</sub>           | Quiescent Current                                 | V <sub>IN+</sub> = 0V, V <sub>IN-</sub> = VCC1                    |      | 2.0  | 2.5  | mA   |
|                            | Operation Current                                 | C <sub>LOAD</sub> =1nF, f <sub>sw</sub> = 50kHz, (50% Duty Cycle) |      | 2.6  | 3.3  | mA   |
| <b>Logic Interface</b>     |                                                   |                                                                   |      |      |      |      |
| V <sub>IH</sub>            | High Level Input Threshold Voltage at IN+ and IN- |                                                                   | 2    |      |      | V    |
| V <sub>IL</sub>            | Low Level Input Threshold Voltage at IN+ and IN-  |                                                                   |      |      | 0.8  | V    |
| R <sub>PD</sub>            | Pull down Resistance on IN+                       |                                                                   |      | 180  |      | kΩ   |
| R <sub>PU</sub>            | Pull up Resistance on IN-                         |                                                                   |      | 180  |      | kΩ   |
| <b>Driver Power Supply</b> |                                                   |                                                                   |      |      |      |      |
| V <sub>UVLO_VCC2_R</sub>   | VCC2 UVLO Rising<br>VCC2-VEE2                     | 3.5V UVLO Version                                                 | 3.2  | 3.5  | 3.8  | V    |
|                            |                                                   | 5.5V UVLO Version                                                 | 5.1  | 5.5  | 5.9  | V    |
|                            |                                                   | 8.5V UVLO Version                                                 | 8    | 8.5  | 9    | V    |
|                            |                                                   | 12.5V UVLO Version                                                | 11.5 | 12.5 | 13.5 | V    |
| V <sub>UVLO_VCC2_F</sub>   | VCC2 UVLO Falling<br>VCC2-VEE2                    | 3.5V UVLO Version                                                 | 2.7  | 3    | 3.3  | V    |
|                            |                                                   | 5.5V UVLO Version                                                 | 4.6  | 5    | 5.4  | V    |
|                            |                                                   | 8.5V UVLO Version                                                 | 7    | 7.5  | 8    | V    |
|                            |                                                   | 12.5V UVLO Version                                                | 10.5 | 11.5 | 12.5 | V    |
| V <sub>UVLO_VCC2_HYS</sub> | VCC2 UVLO Hysteresis<br>VCC2-VEE2                 | 3.5V UVLO Version                                                 |      | 0.5  |      | V    |
|                            |                                                   | 5.5V UVLO Version                                                 |      | 0.5  |      | V    |
|                            |                                                   | 8.5V UVLO Version                                                 |      | 1    |      | V    |
|                            |                                                   | 12.5V UVLO Version                                                |      | 1    |      | V    |

| Symbol                     | Parameter                         | Condition                                                            | Min | Typ | Max | Unit |
|----------------------------|-----------------------------------|----------------------------------------------------------------------|-----|-----|-----|------|
| I <sub>CC2</sub>           | Quiescent Current                 | V <sub>IN+</sub> = 0V, V <sub>IN-</sub> = VCC1                       |     | 1.4 | 2.1 | mA   |
|                            | Operation Current                 | C <sub>LOAD</sub> =1nF, f <sub>sw</sub> = 50kHz,<br>(50% Duty Cycle) |     | 2.7 | 3.5 | mA   |
| <b>OUTPUT</b>              |                                   |                                                                      |     |     |     |      |
| I <sub>OH</sub>            | Peak Source Current               |                                                                      |     | 10  |     | A    |
| I <sub>OL</sub>            | Peak Sink Current                 |                                                                      |     | 10  |     | A    |
| I <sub>OH</sub>            | Peak Source Current               | VCC2=5V, only for 3.5V<br>UVLO version                               |     | 5.8 |     | A    |
| I <sub>OL</sub>            | Peak Sink Current                 | VCC2=5V, only for 3.5V<br>UVLO version                               |     | 8.0 |     | A    |
| V <sub>OH</sub>            | High Level Output Voltage         | I <sub>O</sub> =-20mA                                                |     | 8   | 15  | mV   |
| V <sub>OL</sub>            | Low Level Output Voltage          | I <sub>O</sub> =20mA                                                 |     | 8   | 15  | mV   |
| V <sub>OUTSD</sub>         | Active pulldown voltage on<br>OUT | I <sub>OUT</sub> =1A, VCC2 Open                                      |     | 1.8 | 2.5 | V    |
| <b>Active Miller Clamp</b> |                                   |                                                                      |     |     |     |      |
| I <sub>CLAMP</sub>         | Clamp low level current           |                                                                      |     | 10  |     | A    |
| V <sub>CLAMP</sub>         | Clamp low level voltage           | I <sub>CLAMP</sub> =20mA                                             |     | 7   | 13  | mV   |
| V <sub>CLAMP-TH</sub>      | Clamp threshold voltage           |                                                                      | 1.8 | 2   | 2.2 | V    |

## SWITCHING CHARACTERISTICS (AC)

$V_{CC1} = 5V$ ,  $V_{CC2} = 15V$ ,  $GND1 = V_{EE2} = 0V$ , and  $T_A = 25^\circ C$  unless otherwise specified. All min and max specifications are at  $T_A = -40^\circ C$  to  $125^\circ C$

| Symbol           | Parameter                                          | Condition                                             | Min | Typ | Max | Unit  |
|------------------|----------------------------------------------------|-------------------------------------------------------|-----|-----|-----|-------|
| $t_{PLH}$        | Propagation delay, Low to High                     | $C_{LOAD}=1nF$ , $f_{sw}=20kHz$ ,<br>(50% Duty Cycle) |     | 80  | 130 | ns    |
| $t_{PHL}$        | Propagation delay, High to Low                     |                                                       |     | 80  | 130 | ns    |
| $t_{PWD}$        | Pulse Width Distortion                             |                                                       |     |     | 40  | ns    |
| $t_{PDD}$        | Propagation Delay Difference Between Any Two Parts |                                                       |     |     | 40  | ns    |
| $t_r$            | Turn on rise time                                  | $C_{LOAD}=1nF$                                        |     |     | 15  | ns    |
| $t_f$            | Turn off fall time                                 | $C_{LOAD}=1nF$                                        |     |     | 15  | ns    |
| $t_{UVLO\_REC1}$ | VCC1 UVLO Recovery Delay                           | $V_{CC1}$ Rising from 0V to 5V                        |     | 12  |     | us    |
| $t_{UVLO\_REC2}$ | VCC2 UVLO Recovery Delay                           | $V_{CC2}$ Rising from 0V to 15V                       |     | 20  |     | us    |
| $CMTI_H$         | Output High Level Common Mode Transient Immunity   | $V_{CM}=1000V$ , $V_{CC}=15V$ ,<br>$T_A=25^\circ C$   | 150 | 200 |     | kV/us |
| $CMTI_L$         | Output Low Level Common Mode Transient Immunity    | $V_{CM}=1000V$ , $V_{CC}=15V$ ,<br>$T_A=25^\circ C$   | 150 | 200 |     | kV/us |

## PARAMETER MEASUREMENT INFORMATION

### Propagation Delay, Rise Time and Fall Time

Figure 8 shows the propagation delay, rise and fall times for noninverting configuration. Figure 9 shows the propagation delay, rise and fall times for inverting configuration.




Figure 8. Propagation Delay, Rise Time and Fall Time in Noninverting Configuration




Figure 9. Propagation Delay, Rise Time and Fall Time in Inverting Configuration

### CMTI Testing

Figure 10 and Figure 11 show the simplified diagram of the CMTI testing.




Figure 10. CMTI Test for SiLM5350S/R/H-AQ




Figure 11. CMTI Test for SiLM5350M/F/P-AQ

## TYPICAL PERFORMANCE CHARACTERISTICS

$T_A=25^{\circ}\text{C}$ ,  $V_{CC1}=5\text{V}$ ,  $V_{CC2}=15\text{V}$ ,  $C_{LOAD}=1\text{nF}$ , unless otherwise specified




Figure 12. Output Drive Current vs Output Voltage




Figure 13.  $I_{CC1}$  Supply Current vs  $V_{CC1}$  Voltage




Figure 14.  $I_{CC1}$  Supply Current vs Temperature




Figure 15.  $I_{CC1}$  Supply Current vs Input Frequency (Duty Cycle=50%)




Figure 16.  $I_{CC2}$  Supply Current vs  $V_{CC2}$  Voltage (UVLO=12.5V)




Figure 17.  $I_{CC2}$  Supply Current vs  $V_{CC2}$  Voltage (UVLO=8.5V)




Figure 18. I<sub>CC2</sub> Supply Current vs Temperature




Figure 19. I<sub>CC2</sub> Supply Current vs Input Frequency




Figure 20. I<sub>CC2</sub> Supply Current vs Load Capacitance (f<sub>SW</sub>=1kHz)




Figure 21. I<sub>CC2</sub> Supply Current vs Load Capacitance (f<sub>SW</sub>=1kHz)




Figure 22. V<sub>CC1</sub> UVLO vs Temperature




Figure 23. V<sub>CC2</sub> UVLO vs Temperature (UVLO=3.5V)




Figure 24. V<sub>CC2</sub> UVLO vs Temperature (UVLO=8.5V)




Figure 25. V<sub>CC2</sub> UVLO vs Temperature (UVLO=12.5V)




Figure 26. V<sub>CLAMP\_TH</sub> vs Temperature




Figure 27. V<sub>CLAMP</sub> vs Temperature (I<sub>CLAMP</sub>=0-20mA)




Figure 28. Rise Time vs Temperature




Figure 29. Fall Time vs Temperature




Figure 30. Propagation Delay vs Temperature




Figure 31. Switching Time vs Load Capacitance




Figure 32. Switching Time vs Load Capacitance




Figure 33. Rise Time vs C\_LOAD and V\_CC2




Figure 34. Fall Time vs C\_LOAD and V\_CC2

## FEATURE DESCRIPTION

The SiLM5350-AQ family of isolated gate drivers has two variations: SiLM5350S/R/H-AQ has split output and SiLM5350M/F/P-AQ has internal clamp to prevent false turn-on caused by miller current. The isolation inside the SiLM5350-AQ family is implemented with high voltage SiO<sub>2</sub> based capacitors. It also incorporates advanced circuit techniques to maximize the CMTI performance.

### Power Supply

The VCC1 input power supply supports a wide voltage range from 3 V to 18 V and the VCC2 driver supply supports a voltage up to 30V.

For operation with bipolar supplies, as shown in Figure 11, the power device is turned off with a negative voltage on the gate with respect to the emitter or source. This configuration prevents the power device from false turn on because of current induced from the Miller effect.

### Under Voltage Lockout (UVLO)

The SiLM5350-AQ has under voltage lock out (UVLO) protection feature on driver power supply voltage, VCC2. When the VCC2 voltage is lower than  $V_{UVLO\_VCC2\_R}$ , during device start up or lower than  $V_{UVLO\_VCC2\_F}$ , after start up, the VCC2 UVLO feature holds the driver output low, regardless of the status of the input pins. A hysteresis on the VCC2 UVLO feature prevents glitch when there is noise from the power supply.

The SiLM5350-AQ also monitors the input power supply and there is an internal under voltage lock out protection feature on the VCC1. The driver outputs (OUTL or OUT) are hold low when the voltage on the VCC1 is lower than  $V_{UVLO\_VCC1\_R}$  during start up or lower than  $V_{UVLO\_VCC1\_F}$  after start up. There is a hysteresis on the VCC1 UVLO feature to prevent glitch due the noise on the VCC1 power supply.

### Input Stage

The SiLM5350-AQ has two input signals, IN+ and IN-, to control the output. The Table 7 shows the relationship between the input signals and output assuming the voltage on the VCC1 and VCC2 are in the recommended range.

Table 7. SiLM5350-AQ Pin Description

| IN+  | IN-  | OUTH | OUTL   | OUT  |
|------|------|------|--------|------|
| Low  | X    | Hi-Z | Low    | Low  |
| X    | High | Hi-Z | Low    | Low  |
| High | Low  | High | High-Z | High |

### Output Stage

The output stage in the SiLM5350-AQ is capable of supplying 10A peak source and 10A peak sink current pulses. The output voltage swings between VCC2 and VEE2 providing rail-to-rail operation, thanks to the MOS-output stage which delivers very low drop-out.

### Active Output Pulldown

The active output pulldown feature ensures that the OUT(L) is clamped to approximately 1.8V higher than VEE2 to ensure safe IGBT off-state during VCC2 is open.

### Internal Active Miller Clamp

A Miller clamp circuit integrates in the SiLM5350M/F/P-AQ which allows the control of the Miller current during a high dV/dt situation and can eliminate the use of a negative supply voltage in most of the applications. During turn off, the gate voltage is monitored through the CLAMP and the clamp circuit is activated when the voltage on the CLAMP pin goes below the clamp voltage threshold (2V typical, relative to VEE2). A clamp low sink current is generated when the clamp circuit is activated. The clamp circuit is disabled when the input on signal is triggered again.

## APPLICATION INFORMATION

### Typical Application Circuit

The circuit in Figure 35 and Figure 36 show the typical application circuit for SiLM5350S/R/H-AQ and SiLM5350M/F/P-AQ.




Figure 35. SiLM5350S/R/H-AQ Typical Application Circuit




Figure 36. SiLM5350M/F/P-AQ Typical Application Circuit

### Layout

In order to achieve optimum performance for the SiLM5350-AQ, some suggestions on PCB layout.

Component placement:

- Low ESR and low ESL capacitors must be connected close to the device between the VCC2 and VEE2 pins to bypass noise and to support high peak currents when turning on the external power transistor.
- To avoid large negative transients on the VEE2 pins connected to the switch node, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.

Grounding considerations:

- Limiting the high peak currents that charge and discharge the transistor gates to a minimal physical area is essential. This limitation decreases the loop inductance and minimizes noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.

High-voltage considerations:

- To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the driver device. A PCB cutout or groove is recommended in order to prevent contamination that may compromise the isolation performance.

**PACKAGE CASE OUTLINES**




Figure 37. SOP8W Package Outline Dimensions




Figure 38. SOP8 Package Outline Dimensions

## REVISION HISTORY

Note: page numbers for previous revisions may differ from page numbers in current version.

| Page or Item                         | Subjects (major changes since previous revision)                                               |
|--------------------------------------|------------------------------------------------------------------------------------------------|
| <b>Rev 1.0 datasheet: 2023-05-10</b> |                                                                                                |
| Whole document                       | Initial datasheet release                                                                      |
| <b>Rev 1.1 datasheet: 2024-10-11</b> |                                                                                                |
| Page 15                              | Update $t_{PLH}$ , $t_{PHL}$ , $t_{PWD}$ and $t_{PDD}$ in Switching Characteristics (AC) table |