

4A Opto-Compatible Single Channel Isolated Gate Drive

GENERAL DESCRIPTION

The SLMi350 is an opto-compatible, single channel, isolated gate driver for IGBTs, MOSFETs with 4A source and 7A sink peak output current and 3750V_{RMS} isolation rating. SLMi350 can drive both low side and high side power FETs. Key features and characteristics bring significant performance and reliability upgrades over standard optocoupler based gate drivers while maintaining pin-to-pin compatibility in both schematic and layout design. Performance highlights include high common mode transient immunity (CMTI), low propagation delay, and small pulse width distortion.

The input stage is an emulated diode which means long term reliability and excellent aging characteristics compared to traditional LEDs. It is offered in a SMP8 package with >7.0mm creepage and clearance. A mold compound from material group II which has a comparative tracking index (CTI) >400V. SLMi350's high performance and reliability makes it ideal for use in all types of motor drives, solar inverters, industrial power supplies, and appliances.

FEATURES

- 4A source output current
- 7A sink output current
- 120ns (Max.) propagation delay
- 25ns (Max.) part-to-part delay matching
- 35ns (Max.) pulse width distortion
- 150kV/us (Min.) common mode transient immunity (CMTI)
- Gate drive supply range from 14 V to 40 V
- 30V reverse polarity voltage handling capability on input stage
- Pin to pin compatible to optocoupler isolated gate drivers
- SMP8 package with >7.0mm creepage and clearance
- Junction temperature, T_J: -40°C to +150°C
- Safety certifications
 - 3750V_{RMS} isolation for 1 minute per UL 1577
 - DIN VDE 0884-17: 2021-10

APPLICATION

- AC and brushless DC motor drives
- Renewable energy inverters
- Industrial power supplies




Figure 1. SLMi350 Single and Bipolar Power Supplies Application Circuit to Drive IGBT

Table of Contents

General Description.....	1
Features.....	1
Application.....	1
PIN Configuration.....	3
PIN Description.....	3
Functional Block Diagram.....	3
Ordering Information.....	3
Absolute Maximum Ratings.....	4
Recommended Operation Conditions.....	4
ESD Ratings.....	4
Package Specifications.....	5
Insulation Specifications.....	5
Electrical Characteristics (DC).....	7
Switching Characteristics (AC).....	8
Parameter Measurement Information.....	9
Propagation Delay, Rise Time and Fall Time.....	9
I _{OH} and I _{OL} Testing.....	9
CMTI Testing.....	9
Feature Description.....	10
Input Stage.....	10
Under Voltage Lockout (UVLO).....	11
Typical Input Configuration Circuit.....	11
Layout.....	12
Package Case Outlines.....	13
Revision History.....	14

PIN CONFIGURATION

Package	Pin Configuration (Top View)
SMP8	

PIN DESCRIPTION

No.	Pin	Description
1	NC	No Connection.
2	ANODE	Anode
3	CATHODE	Cathode
4	NC	No Connection.
5	GND	Ground
6	V _o	Gate Drive Output
7	NC	No Connection
8	V _{cc}	Positive Power Supply Rail


FUNCTIONAL BLOCK DIAGRAM


Figure 2. SLMi350 Functional Block Diagram

ORDERING INFORMATION

Order Part No.	Package	QTY
SLMi350DB-DG	SMP8, Pb-Free	800/Reel

ABSOLUTE MAXIMUM RATINGS

Symbol	Definition	Min	Max	Units
$I_{F(AVG)}$	Average Input Current		25	mA
V_R	Reverse Input Voltage		30	V
V_{CC}	Output supply voltage		45	V
T_J	Junction temperature	-40	150	°C
T_S	Storage temperature	-55	150	°C

RECOMMENDED OPERATION CONDITIONS

Symbol	Definition	Min	Max	Units
V_{CC}	Output Supply Voltage	14	40	V
$I_F(ON)$	Input Diode Forward Current (Diode "ON")	7	16	mA
$V_F(OFF)$	Anode Voltage - Cathode Voltage (Diode "OFF")	-30	0.9	V
T_J	Junction temperature	-40	150	°C
T_A	Ambient temperature	-40	125	°C

ESD RATINGS

Symbol	Definition	Value	Units
V_{ESD}	HBM	±4000	V
	CDM	±2000	V

THERMAL INFORMATION

Symbol	Definition	Value	Unit
$R_{\theta JA}$	Junction to ambient thermal resistance	66	°C/W
$R_{\theta JC(TOP)}$	Junction to case (top) thermal resistance	36	°C/W

PACKAGE SPECIFICATIONS

Symbol	Definition	Min	Typ	Max	Units
R_{IO}	Resistance (Input Side to Output Side)		10^{12}		Ω
C_{IO}	Capacitance (Input Side to Output Side)		1.6		pF
C_{IN}	Input Capacitance		30		pF

INSULATION SPECIFICATIONS

Symbol	Definition	Test Condition	Value	Units
CLR	External clearance	Shortest terminal to terminal distance through air	≥ 7	mm
CPG	External creepage	Shortest terminal to terminal distance across the package surface	≥ 7	mm
DTI	Distance through the insulation	Minimum internal gap	>16	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11), IEC 60112	>400	V
	Material Group		II	
	Overvoltage category	Rated mains voltages $\leq 150\text{Vrms}$	IV	
		Rated mains voltages $\leq 300\text{Vrms}$	IV	
		Rated mains voltages $\leq 600\text{Vrms}$	III	
		Rated mains voltages $\leq 1000\text{Vrms}$	II	
DIN V VDE 0884-11				
V_{IORM}	Maximum repetitive peak isolation voltage		1060	V_{PK}
V_{IOWM}	Maximum isolation working voltage		750	V_{RMS}
V_{IOTM}	Maximum transient isolation voltage	60s	6000	V_{PK}
V_{IOSM}	Maximum surge isolation voltage	Test method per IEC62368, 1.2/50 μs waveform, $V_{TEST}=1.3 \times V_{IOSM}$	5385	V_{PK}
q_{pd}	Apparent charge	Method b2: $V_{pd(m)}=1.875 \times V_{IORM}$, $t_m=1 \text{ s}$	≤ 5	pC
	Climatic Category		40/125/21	
	Pollution Degree		2	
UL1577				
V_{ISO}	Withstand Isolation Voltage	$V_{TEST}=V_{ISO}$, $t=60\text{s}$ (qualification), $V_{TEST}=1.2 \times V_{ISO}$, $t=1\text{s}$ (100% production)	3750	V_{RMS}

SAFETY RELATED CERTIFICATIONS

VDE	UL	CQC
DIN VDE 0884-17: 2021-10	UL 1577 component recognition program	Certified according to GB4943.1-2022
Basic Insulation	Single protection, 3750 V _{RMS}	Basic insulation, Altitude ≤ 5000m, Tropical climate
Certification number: 40057954	File number: E521801	File number: CQC23001381527

SAFETY LIMITING VALUES

Symbol	Parameter	Condition	Value	Unit
I _s	Safety input, output, or supply current	R _{θJA} =66°C/W, V _{CC} -V _{EE} = 15V, T _J =150°C, T _A =25°C	80	mA
		R _{θJA} =66°C/W, V _{CC} -V _{EE} = 30V, T _J =150°C, T _A =25°C	40	mA
P _s	Safety input, output, or total power	R _{θJA} =66°C/W, T _J =150°C, T _A =25°C	1200	mW
T _s	Maximum safety temperature		150	°C




Figure 3. Thermal Derating Curve for Limiting Current per VDE




Figure 4. Thermal Derating Curve for Limiting Power per VDE

ELECTRICAL CHARACTERISTICS (DC)
 $V_{CC} = 15V$ and $T_A = 25^\circ C$ unless otherwise specified. All min and max specifications are at $T_A = -40^\circ C$ to $125^\circ C$

Symbol	Parameter	Condition	Min	Typ	Max	Unit
INPUT						
I_{FLH}	Input Forward Threshold Current Low to High			2.1		mA
V_F	Input Forward Voltage	$I_F = 10mA$		2.2		V
$\Delta V_F / \Delta T$	Temp Coefficient of Input Forward Voltage	$I_F = 10mA$		0.5		mV/ $^\circ C$
V_R	Input Reverse Breakdown Voltage	$I_R = 10\mu A$	30			V
OUTPUT						
I_{OH}	High Level Peak Output Current	$V_{CC} = 15V, I_F = 10mA$ $C_{VCC} = 10\mu F,$ $C_{LOAD} = 220nF$		4		A
I_{OL}	Low Level Peak Output Current	$V_{CC} = 15V, V_F = 0V,$ $C_{VCC} = 10\mu F,$ $C_{LOAD} = 220nF$		7		A
V_{OH}	High Level Output Voltage	$I_F = 10mA, I_O = -20mA$ "with respect to V_{CC} "		30		mV
V_{OL}	Low Level Output Voltage	$V_F = 0V, I_O = 20mA$		17		mV
R_{DS_OH}	High Output Transistor R_{DS}			1.5		Ω
R_{DS_OL}	Low Output Transistor R_{DS}			0.85		Ω
I_{CC_H}	Output Supply Current (Diode On)	$I_F = 10mA, I_O = 0mA$		1.7		mA
I_{CC_L}	Output Supply Current (Diode Off)	$V_F = 0V, I_O = 0mA$		1.4		mA
UNDER VOLTAGE LOCKOUT						
UVLOR	Under Voltage Lockout V_{CC} rising	$I_F = 10mA,$	11	12.5	13.5	V
UVLOF	Under Voltage Lockout V_{CC} falling	$I_F = 10mA$	10	11.5	12.5	V
UVLOHYS	Under Voltage Lockout Hysteresis			1.0		V

SWITCHING CHARACTERISTICS (AC)

$V_{CC} = 15V$ and $T_A = 25^{\circ}C$ unless otherwise specified. All min and max specifications are at $T_A = -40^{\circ}C$ to $125^{\circ}C$

Symbol	Parameter	Condition	Min	Typ	Max	Unit
t_{PLH}	Propagation delay, Low to High	$C_{LOAD}=1nF, f_{sw}=20kHz,$ (50% Duty Cycle), $V_{CC}=15V$		80	120	ns
t_{PHL}	Propagation delay, High to Low			80	120	ns
t_r	Turn on rise time			8		ns
t_f	Turn off fall time			6		ns
t_{PWD}	Pulse Width Distortion					35
t_{PDD}	Propagation Delay Difference Between Any Two Parts				25	ns
t_{UVLO_REC}	UVLO Recovery Delay	V_{CC} Rising from 0V to 15V		22	30	us
$CMTI_H$	Output High Level Common Mode Transient Immunity	$I_F=10mA, V_{CM}=1000V,$ $V_{CC}=15V, T_A=25^{\circ}C$	150	200		kV/us
$CMTI_L$	Output Low Level Common Mode Transient Immunity	$V_F=0V, V_{CM}=1000V,$ $V_{CC}=15V, T_A=25^{\circ}C$	150	200		kV/us

PARAMETER MEASUREMENT INFORMATION

Propagation Delay, Rise Time and Fall Time

Figure 5 shows the propagation delay from the input forward current I_F to V_{out} . This figure also shows the circuit used to measure the rise (t_r) and fall (t_f) times and the propagation delays t_{PDHL} and t_{PDHL} .




Figure 5. Propagation Delay, Rise Time and Fall Time

I_{OH} and I_{OL} Testing

Figure 6 shows the circuit used to measure the output drive current I_{OL} and I_{OH} . A load capacitance of 220nF is used at the output. The peak dv/dt of the capacitor voltage is measured in order to determine the peak source and sink currents of the gate driver.




Figure 6. I_{OH} and I_{OL}

CMTI Testing

Figure 7 is the simplified diagram of the CMTI testing. Common mode voltage is set to 1000V. The test is performed with $I_F=10mA$ ($V_{OUT}= High$) and $V_F=0mA$ ($V_{OUT}= Low$).




Figure 7. CMTI Test Circuit

FEATURE DESCRIPTION

SLMi350 is a single channel isolated gate driver, with an opto-compatible input stage, that can drive IGBTs and MOSFETs. It has 4A source and 7A sink peak output current capability with maximum output driver supply voltage of 40V. The inputs and the outputs are galvanically isolated. SLMi350 is offered in an industry DIP8/SMP8 package with >7.0mm creepage and clearance. The isolation rating is 3750V_{RMS} for 60s. It is pin-to-pin compatible with standard optocoupler isolated gate drivers. While standard optocoupler isolated gate drivers use an LED as the input stage, SLMi350 uses an emulated diode as the input stage which does not use light emission to transmit signals across the isolation barrier. The input stage is isolated from the driver stage by dual, series HV SiO₂ capacitors in full differential configuration that not only provides isolation but also offers the min. common mode transient immunity >150kV/us. The e-diode input stage along with capacitive isolation technology gives SLMi350 several performance advantages over standard optocoupler isolated gate drivers.

- Since the emulated diode does not use light emission for its operation, the reliability, and aging characteristics of SLMi350 are naturally superior to those of standard optocoupler isolated gate drivers.
- Higher ambient operating temperature range of 125°C, compared to only 105°C for most optocoupler isolated gate drivers.
- The e-diode forward voltage drop has less part-to-part variation and smaller variation across temperature. Hence, the operating point of the input stage is more stable and predictable across different parts and operating temperature.
- Higher common mode transient immunity than optocoupler isolated gate drivers.
- Smaller propagation delay than optocoupler isolated gate drivers.
- Due to superior process controls achievable in capacitive isolation compared to optocoupler isolation, there is less part-to-part skew in the prop delay, making the system design simpler and more robust
- Smaller pulse width distortion than optocoupler isolated gate drivers

Input Stage

The input stage of SLMi350 is an emulated diode. When the emulated diode is forward biased by applying a positive voltage to the Anode with respect to the Cathode, a forward current, I_F , flows into the e-diode. The forward voltage drop across the e-diode is 2.2V (typ). An external resistor should be used to limit the forward current. The recommended range for the forward current is 7mA to 16mA. When I_F exceeds the input forward threshold current I_{FLH} (2.1mA typ), the V_{OUT} is driver high. If the I_F is lower than I_{FLH} , or the voltage between Anode and Cathode is reverse biased, the V_{OUT} is driven low.

The reverse breakdown voltage of the e-diode is up to 30V. The large reverse breakdown voltage of the e-diode enables SLMi350 to be operated in interlock architecture as shown in Figure 8. The example shows two gate drivers driving a set of IGBTs. The inputs of the gate drivers are connected as shown in Figure 8 and driven by two buffers that are controlled by the MCU. Interlock architecture prevents both the e-diodes from being "ON" at the same time, preventing shoot through in the IGBTs as shown in Figure 9. It also ensures that if both PWM signals are erroneously stuck high (or low) simultaneously, both gate driver outputs will be driven low.





Figure 8. Interlock Architecture



CH1: HS_OUT, CH2: LS_OUT, CH3: HS_PWM, CH4: LS_PWM

Figure 9. Interlock PWM input and output waveform

Under Voltage Lockout (UVLO)

The SLMi350 integrates the UVLO protection on the V_{CC} to prevent an under driven condition on IGBTs and MOSFETs. When V_{CC} is lower than $UVLO_R$ during start up or lower than $UVLO_F$ after start up, the UVLO feature holds the V_{OUT} low, regardless of the input forward current. A hysteresis on the UVLO feature prevents glitch when there is noise from the power supply. When V_{CC} drops below $UVLO_F$, a recovery delay (t_{UVLO_REC}) occurs on the output when the supply voltage rises above $UVLO_R$ again.

Typical Input Configuration Circuit

The circuit in Figure 10 and Figure 11 show two typical input configuration circuits for SLMi350 to driver IGBT.




Figure 10. Single MOSFET Circuit as Input Drive of SLMi350 to Drive IGBT




Figure 11. Buffer Circuit as Input Drive of SLMi350 to Drive IGBT

Layout

In order to achieve optimum performance for the SLMi350, some suggestions on PCB layout.

Component placement:

- Low ESR and low ESL capacitors must be connected close to the device between the V_{CC} and GND pins to bypass noise and to support high peak currents when turning on the external power transistor.
- To avoid large negative transients on the GND pin connected to the switch node, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.

Grounding considerations:

- Limiting the high peak currents that charge and discharge the transistor gates to a minimal physical area is essential. This limitation decreases the loop inductance and minimizes noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.

High-voltage considerations:

- To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the driver device. A PCB cutout or groove is recommended in order to prevent contamination that may compromise the isolation performance.

PACKAGE CASE OUTLINES




Figure 12. SMP8 Package Outline Dimensions

REVISION HISTORY

Note: page numbers for previous revisions may differ from page numbers in current version

Page or Item	Subjects (major changes since previous revision)
Rev 1.0 datasheet: 2021-12-30	
Whole document	Initial release
Rev 1.1 datasheet: 2022-10-27	
Page 3	Update the QTY number from 1000/reel to 800/reel in the ordering information
Page 4	Add the thermal information
Page 5	Add the test condition in the Insulation specifications
Page 6	Add the safety related information
Page 13	Change the package name and update the package case outlines
Rev 1.2 datasheet: 2024-01-22	
Page 6	Add the VDE certification file number